Won Joon Yun
← All projects

Distributed quantum architecture & compilation · UT Austin ACES · EuroSys 2027 (accepted)

IRIS

Teleportation-aware instruction scheduling for distributed quantum computers with limited EPR-pair capacity.

Accepted · EuroSys 2027

The IRIS compiler pipeline from program and distributed quantum computer specifications through qubit mapping, utility-driven multi-candidate scheduling, and EPR-capacity-aware early scheduling.
IRIS contributes two instruction-scheduling techniques after the initial qubit map: utility-driven multi-candidate scheduling and EPR-capacity-aware early scheduling (Figure 5, camera-ready version).
View full-size figure ↗

Overview

Distributed quantum computers connect smaller quantum chips through photonic interconnects. Non-local CNOTs then require state teleportation (RELOCATE) or gate teleportation (Re-CNOT), making inter-chip operations slower and more error-prone than local gates.

IRIS targets low-level instruction scheduling and is orthogonal to the initial mapping policy. The evaluation uses modular dual-species neutral-atom processors with separate compute and communication qubits, where the available communication qubits determine each chip’s EPR capacity.

Design

  1. Utility-Driven Lookahead with Multi-Candidate Block Scheduling (UMS)

    Look ahead only to future blocks that share qubits with the current block, while retaining the top-w candidate schedules to avoid early commitment.

  2. EPR-Capacity-Aware Early Scheduling (EES)

    Move dependency-resolved future CNOTs and their teleportations across block boundaries when doing so adds no relocation and preserves available EPR capacity.

Key results

Relative to QuComm, IRIS reduces effective teleportation count by 34% on average (up to 65%) and improves program-schedule latency by 2.0× on average (up to 2.9×).

34%average reduction in effective teleportation count; up to 65%
2.0×average program-latency improvement; up to 2.9×
51–65%logical-cycle-time reduction across surface, color, and BB codes

These are schedule-level results, not compilation speedups. Larger programs take longer to compile; the paper evaluates that trade-off over repeated shots. The QEC-cycle comparison uses a 2×2 DQC.

People

  • The University of Texas at Austin mark
    Won Joon Yun Ph.D. Student · The University of Texas at Austin
  • The University of Texas at Austin mark
    Dhilan Nag The University of Texas at Austin
  • The University of Texas at Austin mark
    Sneha Ballabh The University of Texas at Austin
  • Cisco Research mark
    Jiapeng Zhao Cisco Quantum Lab
  • Cisco Research mark
    Eneet Kaur Cisco Quantum Lab
  • The University of Texas at Austin mark
    Prof. Poulami Das ECE Professor · The University of Texas at Austin